BW BOARD

ARM7 CPU

(SAMSUNG S3C44B0X CPU BOARD)

V1.01

2003 11 13

CPU BOARD

CPU	SAMSUNG S3C44B0X
	16/32bit RISC architecture ARM7TDMI(up to 66Mbz)
	- External memory controller (SDRAM 71)
	= 1 CD controller(up to 256 color DSTN + CD = DMA =)
	-2 ch general DMAs $/2$ ch peripheral DMAs
	- 2-cli general DMAS / 2-cli peripiteral DMAS
	Wetch Deg Timer
	- Watch Dog Timer
	- 71 general purpose 1/O ports 7 8- ch external interrupt source
	- 8-ch 10-bit ADC.
	- RIC with calendar function.
	- On-chip clock generator with PLL.
	- Power control: Normal, Slow, Idle, and Stop mode
Memory	RAM – SDRAM 32Mbyte(256Mbit), 16bit data bus
	FLASH – 1Mbyte(8Mbit) 16bit data bus(4Mbyte 가)*
	EEPROM – 2Kbyte(16kbit) Serial ROM(IIC)
I/O	- CPU pin out to header connector
	- 8 switch input/8 LED out
	- Buzzer
	- RS232C 1 port
	- RTC Battery
	114mmX114mm
CPU	CPLD KIT
Board	- XILINX 95144XL
OPTION**	- IDE HARD DISK READ/WRITE가
* FI	ash(29LV800) 2Mbyte or 4Mbyte Chip 가
** CPLD I	시T 가 Board CPLD .

CPLD

- 1. MONO LCD KIT
- 320X240 MONO LCD Module LCD Interface
- 16 Gray Scale
- BACK LIGHT
- (8X16), (16X16)

2. COLOR LCD KIT()

- 640X480 STN COLOR Module LCD Interface
- 256 Color
- BACK LIGHT
- (8X16), (16X16)

1.

CPU BOARD ROM BOARD RS232C Cross Cable

JTAG DEBUGGER 25Pin SOFTWARE CD

2. CPLD KIT

CPLD(95144XL) CPLD CPU BOARD JTAG CABLE SW&LED Board

3. MONO LCD KIT

320X240 Mono LCD Module LCD Interface LCD

4. COLOR LCD KIT

640X480 COLOR LCD Module LCD Interface LCD

BW BOARD

BWBOARD OS Firmware Level 32Bit RISC CHIP 가

CD

•

Image /Flash Write 가 가 기 JTAG Debugger . Flash Flash .

.

BWBOARD CPLD CPLD , CPLD , CPLD 7 , CPLD KIT 'Xilinx CPLD ISP CABLE' . CPLD I/O LED&SW . CPLD KIT ARM7TDMI IDE HDD(ATA3) .(LBA READ/WRITE가 가 28bit LBA . File System .)

,

Email .

BW BOARD

- 1 Windows 98/ME/NT/2000/XP PC
- 2 Xilinx WebPACK CPKD_KIT - Xilinx

1. – SDT/ADS or IAR EWARM

- CD IAR EWARM 3.40 ADS 1.2 7 · . ADS 1.2 ARM CD 30 CD .

IAR EWARM 3.40 IAR

ARM : <u>http://www.arm.com/</u> IAR : <u>http://www.iar.com/</u> () : <u>http://www.microvision.co.kr/</u> IAR EWARM 3.40

2.JTAG Debugger

- Multi ICE, JEENI, MAGIC, Trace32 JTAG 가 ARM
- / JTAG DEBUGGER IAR EWARM C-SPY wiggler JTAG DEBUGGER DEBUGGER 가 JTAG . C-SPY

BOARD LAY OUT



J1, J2 – CPU Pin J10, J11 – CPU JTAG PIN Connector

- J4 CPLD JTAG PIN Connector
- J5 CPLD LED&SW Board Connector
- J8 IDE HDD Connector

J4,J5,J8 CPLD Kit

.

CD

BW_BOARD

.

.

•

- 1 ROM Board
- FLASH

ROM

- FLASH WRITE .
- OFF (OFF)
- J1 79,80
- 79,80pin CPU 79,80pin
- (
- -
- PC
- 115200bps, 8bit,NoParity, No Flow Control
- ON
- -
- OFF

79,80PIN

)



2 JTAG Debugger

IAR EWAR	M C-SPY	C/ASM			
Macraigor	wiggler	.(100%	,	BWBOARD	C
SPY		.)			
- JTAG Del	bugger	25Pin	PC		
(PC	BWBOARD		. PC	BWBOARD가	

		.)	
J10	1		

(JTAG Debugger 6 , J10 8 . J10 7,8

6 가 ,

- 6

- IAR EWARM C-SPY – **JTAG DEBUGGER**

- IAR EWARM C-SPY가

, C-SPY가 IAR EWARM 가

)

6



JTAG Debugger

3 Xilinx JTAG Cable(CPLD KIT)

 CPLD
 Configuration Data
 Write
 xilinx cable
 Insight

 IJC2
 cable
 100%
 Xscale
 JFLASH
 .

 BWBOARD
 xilinx webpack
 IMPACT
 CPLD(95144xl)

 Write
 .
 PC
 BWBOARD
 . PC

 BWBOARD7
 .)
 .)

BWBOARD가

- Xilinx JTAG Cable 25Pin PC . (PC가 . PC가 .) - 6 J4 1 6 . (6 가) - IMPACT



Xilinx JTAG Cable

4. L	ED&S	SW Board(CPLD KIT)		
CP	LD	Input/OUTPUT line			
J5	1,2	LES&SW	1,2		LED
(.)	



5. IDE HARD DISK CABLE(

J8 40Pin IDE CABLE

BWBOARD

)

HDD	40Pin	Cable	GND	,	VCC			HDD
CPUBOA	ARD						BWBO	ARD
				. BWBOARD)			
					BWBOARD			
	•							
CABLE								CPLD
BW_BOA	NRD가		. BW			LED,	Board	LED
				OFF				

PC , cable , cable , 115200bps, 8bit, no parity, '

PC BW_BOARD windows NT,2000,XP dnw .dnw CD .Windows 98,me wkcom2 dos command BW_BOARD BW-BOARD Cable 7 7

7ł . 7ł ,

BOARD FLASH 2가 . 2가 MONITOR MAIN , FLASH DATA write , MAIN 가

MONITOR BOOT CPU , Main .

 FLASH
 MAIN
 FLASH
 BOOT
 MAIN

 FLASH
 MAIN
 BOOT
 MONITOR
 .

 FLASH
 MAIN
 Monitor
 SW1

. FLASH (Boot , C /) . . FLASH WRITE WRITE

Write가, 79,80 가, 가, 가 , FLASH Write , Flash Main



0 Main

12flashwrite.1flashmainwrite, 2binaryimagewrite.

.

Main Image flash 0x10000 4byte Main 가, Main Image가 . 2byte가 가 check sum

1 2 가 PC . NT/2000/XP dnw **Serial Port-Transmit** binary image . image가 flash write .

10x10000'4byte +binimage+2byte check sum'write.

2 image가 write flash Address Address Write block address 0 password . password '1000' .

- 0 image가 binary image가 write . image write
- 0 () 0x10000 (Main)가
- 가 ,bitmap,

가

.

- 3 ADDRESS .
- 4 0x10000 Main check .
- image date checksum
 - . Main bin image가 1 'code to flash' image가 가 image 가 image
 - 가 Main image 0 RESET, 1 Boot Boot main main Error Message . 가 sw1 , Main image
- 5 Debug Mode/Normal Mode . IAR EWARM C-SPY Main C-Source Line Debugging Debug Mode .
- 6 CPU (RTC) 가 CPU Write
- Program Check Normal/Debug

BWBOARD

3

BW-ROM

MAIN

.

CD Source

(Binary Image) 2 Bw_mon Bw_boot 2 2 binary image flash 0 . Bw_boot CPU가 RESET 0 , CPU Boot , bw_mon image bw_mon WATCH DOG Disable, Clock . (20->66Mhz), Memory Control Set, , IRQ Table Bw_mon Flash flash write RAM Flash . write가 가

.

Bw_mon bw_boot call , Main

, Main flash 0x10000 Main Image RAM 가 (0x0c00.0000) Main .

image flash . 0x0 ~ 0x7ff : bw_boot.bin (size 2Kbyte)

0x800~0x87ff: bw_mon.bin(size 32Kbyte)

,

image bw_mon exe batch (*.bat, *.dbg) . Bw_boot.bin bw_mon.bin bwflash.bin 2 'data to flash' ROM flash 0 write

.

14

BW-ROM

BW-ROM bwflash.bin flash 0 write . 가 flash 0 (CPU BANK 0 ADDRESS)가 CPU 0 가 CPU 0 0 (BANK0)가 가 , flash 0 CPU 0x0200.0000(BANK1) . Bw-ROM 0 bwflash.bin image 0 (CPU 0x0200.0000) flash write .

Bw_ROMbwrom.binbwflash.binwriteBWBOARDbwflash.binflashwrite.

image rom . 0x0 ~ 0x77ff : bw_rom.bin (size 30Kbyte) 0x7800~0xffff : bwflash.bin (size 34Kbyte) 0x7800~0x8000 : bw_boot.bin (2Kbyte) 0x8000~0xffff : bw_mon.bin (32Kbyte)

.

MAIN

Main 가 image flash 0x10004 , bw_mon 0x0c00.0000 image (0x10000 size) Main bin image file name BW_Main.BIN . image bw_main .

3가

CD

BW CD ADS1.2 EWARM3.40 가 . ADS EWARM 가 PC . ADS EWARM С 100% .(100% С . BW_BOARD С 100% .) ASM BW BOARD ASM _ads.s _ewarm.s 가 . 'bw_mon_init_ads.s' 'bw_mon_init.ewarm.s' . ADS 1.2 ADS 1.2 *.mcp . CD ADS1.2 *.mcp 가 open ADS1.2 {project_file}_Data *.bin

ADS bw_boot.mcp, bw_mon.mcp, bw_rom.mcp, bw_main.mcp 4가 가 .

binary BWboard Write Bw_main.bin 1 flash 0x10000 write 7ŀ Main Bw_boot.bin Bw_mon.bin bwflash.bin 2 flash 0x0 write 7ŀ

image . bw_boot.bin bw_mon.bin bw_mon.bin mk.bat

Bw_rom.binbwflash.binROM.BINROM.BIN27C512Write,bwflash.binflash0writeBw_rom.binbwflash.binbwflash.binbw_rom.binmk.batROM.BIN

IAR EWARM 3.40

EWARM3.40 *.eww . CD IAR EWARM 3.40 가 open bwboard.eww . Bwboard.eww 4 -bw_boot,bw_mon.bw_rom,bw_main . EWARM xlink . , BW_BOARD bin image 'Intel-extended' *.a79 HEXBIN bin Image ADS1.2 . write .

BWBOARD JTAG DEBUGGER EWARM . JTAG DEBUGGER EWARM C-SPY 가 . C-SPY JTAG DEBUGGER ARM CPU 가 C/ASM , , , JTAG DEBUGGER / . .

bw_boot, bw_mon, bw_rom . CPU flash write 가 . 가

.

 가
 bw_main

 Bw_main
 /KEY/LED/RTC/Serial

 EEPROM
 .

 CPLD_KIT
 CPLD
 - IDE HDD Read/Write, CPLD

 SW&LED
 .

 LCD_KIT
 Mono LCD Color LCD KIT
 /

library7.(Color LCD KIT.)IIS_KITUDA1341 Audio Codec/

IAR EWARM

IAR EWARM 3.40 bw_board(main program) image

EWARM IAR Embedded Workbench IDE

- File-New-Workspace

- New Workspace () 'bwboard' (workspace name) create

- - Project- Create New Project () bw_main bw_main

'bw_main' (project name) create

- File-s	ave all	/		
- CD			bw_main	
src in	с		bw_main	
- EWARM IDE	project-Add files	SRC		SRC
bw_init_ew	/arm.s, *.c, my_ide.r79	ADD.(iic_int.c	ADD	.)
- CPLD kit	IDE HDD	my_ide.r79	Add	
CPLD kit가	IDE HDD	my_ide.r79	가	

XIAB Embedded Workbench IDE - by	wboar	1 - I	swmain		
<u>File Edit View Project Iools Window</u>	Help				
🗅 🎯 🔜 🎯 👗 🎭 🏨 🗠 🗠			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	병영	9
N bwboard - bw.main		×			
Debug		٠			
Files	R	85			
Bore main - Debug 44bib.c Bow.c Bow.c					
<	_	2			
Ready					

-	Project - Options				
(bw_ma	in-Debug			
	.)				
- Option	s General categ	ory			
target	Process Variant	ARM7TDM			
Generate	interwork code				
Code mo	odel-Large, Endiar	-little, Proces	ss mode-	ARM, Stack A	Align-8byte
ICCARM	AARM	optior	IS		
	list	list			
XLINK cat	egory				
- Outp	ut tab Format	other int	el-extend	bed	
- List t	ab Generate I	inker listing		map	
- Inclu	de tab Ignore	CSTARTUP in	Library		
XCL	file name Ove	ride Default			
	(0	D 가)	bw_main	'bw_main_lnk.xcl'
			·'		
(،			GUI	xcl
	xcl		EW	ARM3.40	
			GUI	xcl	
	xcl				. xcl
		' <u>xc/</u>		, _	. XCL
	ARM (CPU			
	.)				

C-SPY category

Setup tab Driver Macraigor , Runto Macraigor tab OCD Interface device wiggler

ΟK

File-SaveAll

•

Proj∉	ect-Make					
Message			E	rror/Warning	가	
Error가	Debug	Exe	ʻbw_board.a79)'		
Bw_board.a	79		ASCII .			
h	ex2bin		bin			
		bin				
C: \ ~ ~ ~ \ 0	debug \ exe>h	exbin bw_boa	ard.a79 bw_boar	d.bin i		
	bw	_board.bin	binary imag	e.		
image		1 co	de to flash	flash	write .	
RES	ET bw_	board가				
)						
Project In	с	option.h				
CPLD	LCD					('//')
	define					
//#define Cl //#define LC //#define IIS	PLD_KIT // if CD_KIT // if ; S_KIT // if yc	f you have CP you have LCD ou have IIS_KI ⁻	LD_KIT, uncomr _KIT, uncomme T, uncomment th	nent this line nt this line nis line		
Mono LCD		LCD_MON	이가			('//')
#ifdef LCD_ //#defir #endif	KIT ne LCD_MONC)				
LCD_MONO	가	(define) COLOR L	CD	
IDE_HDD	ACCESS	IDE_HDD7	? }		('/	/')

#ifdef CPLD_KIT //#define IDE_HDD #endif

.

LCD Kit(Mono or Color) 가 LCD_KIT define binary size CPLD Kit 가 CPLD_KIT define 가 ,

•

JTAG DEBUGGER

.

(1) IAR EWARM C-SPY가 . Full LE , LE C-SPY 가 . 가 (C-SPY) Full .

(2) BWBOARD JTAG DEBUGGER Wiggler nTRST line . BWBOARD nTRST 가 nTRST line .

- JTAG

.

 JTAG DEBUGGER
 JTAG LINE(TDI/TMS/TCK/TDO)

 (C-SPY)가
 .

 Win XP/2000/NT
 OS
 ()

wiggler Macraigor ocp_dbgr.exe low_level PC Macraigor (<u>http://www.ocdemon.net/</u>) Free software OCD Commander windows IAR EWARM CD . Windows 98/Me

ocp_dbgr . low_level

JTAG DEBUGGER

BWBOARD JTAG DEBUGGER 가

Symbol

Symbol MAIN IMAGE DNW, , FLASH .

JTAG DEBUGGER

, (.bin) /HEXBIN Debug Image(.d79 Symbol)

C-SPY C-SPY .(C-SPY SDRAM IMAGE가 JTAG DEBUGGER Write Image가 , Flash Image

가 .)

SDRAM

JTAG DEBUGGER SDRAM Write Flash Main (0x10004) SDRAM JTAG CABLE Image SDRAM Write C-SPY CPU

JTAG CABLE Image SDRAM Write C-SPY CPL RESET GO 0x0 boot

, Flash Main Image SDRAM Main . 기

5 JTAG_DEBUG MODE . JTAG_DEBUG MODE flash Main SDRAM

· C-SPY C-SPY가 JTAG DEBUGGER SDRAM Write Image가 · C-SPY

가 JTAG DEBUG MODE CPU SDRAM SDRAM Main 가 JTAG_DEBUG MODE . C-SPY 가 NORMAL MODE , C-SPY가 Image SDRAM Write C-SPY RESET , GO Flash , . C-SPY가 Image Main Image SDRAM C-SPY 가.

가

1. Symbol

.

.

1. BW_Main(Main Image) bw_board.a79(hex) hex2bin bw_board.bin dnw code download . debug info 2. EWARM project-options-xlink bw_board.d79 .(bw_board.bin bw_board.d79 가 가) 3. EWARM project-options-C-SPY Macraigor tab Suppress Download . image SDRAM C-SPY (CPU

Register 가 . CPU가 CPU Program Counter Register , C-SPY Debug Table Symbol

.

C-Source Line .)

4. BWBOARD JTAG Debugger , JTAG Debugger PC BW_BOARD . BWBOARD ,

5. EWARM project-debug EWARM C-SPY Macraigor Driver download 가 C-SPY

Bate Developed (Model (Mo					ibe	All Embedded Workbench
Image: Second and Sec				Ziuqow Reib	Desastende (TAG Tosts	Fox Zeek Bullect Depril
Disk 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2			0 10 17 16 10	王宇御空	(*)	😹 📾 🐰 🖓 🛍 👘 🕬
Notice Notice Notice					Ž 🐒	* 82 <i>3888</i> 8
Base Example Example <thexample< th=""> <thexample< th=""> <thexam< td=""><td></td><td></td><td></td><td></td><td></td><td>beboard - beumain -</td></thexam<></thexample<></thexample<>						beboard - beumain -
Housif Estanterably Merrary Image: State and State a						hw.c
Bit Discusses Discusses Planney Discusses if(mc_tick) (mc_tick = 0:) 0x00000000 Ex000007 0 0x0000000 Ex000007 0 0x0000000 Ex000007 0 if(mc_tick) (morticle) = 0:) 0x00000000 Ex000007 0 0x0000000 Ex000007 0 0x0000000 Ex000000 0 if(mc_tick) (morticle) = 0:) 0x00000000 Ex000007 0 0x00000000 Ex000000 0 0x00000000 0 if(mc_tick) (morticle) = 0: 0x000000000 Ex0000000 0 0x00000000 0 0x00000000 0 0x0000000 0 if(mc_tick) (morticle) = 0:00000000 0 0x00000000 0 0x00000000 0 0x00000000 0 issues: 0x000000000 0 0x00000000 0 0x00000000 0 0x00000000000000000000000000000000000						10.017
NCIDO-offfit///324 Ga to • Merrory • Discrete if(pec_tick) (rec_tick = 1: Oxfordeddd Example: 0 0 million 150 150 0 0xfordeddd Example: 0 0 million 150 150 0 0xfordedddd Example: 0 0 million 150 150 0 0xfordeddd Example: 0 0 million 150 150 0xfordeddd Example: 0 0 million 150 150 150 0xfordeddd: 0 0 million 150 150 150 0xfordeddd: 0 1 million 1 million 1 million 1 million 0xfordeddd: 0 1 million 1 million 1 million 1 million 0xfordeddd: 0 1 million 1 million 1 million 1 million 0xfordedddddddd: 0 1 million 1					Discoverably	
if(me_tick)(rec_tick = 0: Opcodestate filesener = 0 rec_tick = 0: Opcodestate filesener = 0 rec_tick = 0: Opcodestate filesener = 0 rectick = 0: rectick = 0: Opcodestate filesener = 0 rectick = 0: rectick = 0:			- 0	 Menory 	Gia to	P000-000011117/324
rec_tick = 1: Ox000000000000000000000000000000000000		EPSET A	14111214	8	OCCORDENT TABBOD77	if(mc_tick) (
* OwnOccession (% accession) B </td <td></td> <td>- TSD - 581</td> <td>1x101114 1x10112C</td> <td>8</td> <td>Ox000000004 Ik300042 Ox00000000 Ik3000047</td> <td>sec_tick = 1:</td>		- TSD - 581	1x101114 1x10112C	8	Ox000000004 Ik300042 Ox00000000 Ik3000047	sec_tick = 1:
www.d = LED_OUT: Outdoessid TAFFFFFE D Research Research IPO WWW.d = LED_OUT: Outdoessid TAFFFFFE D Research IPO IPO WWT.dED_LOW(D) Outdoessid TAFFFFFE D Research IPO IPO WWT.dED_LOW(D) Outdoessid TAFFFFE D Research IPO IPO WWT.del_LOUT: Research RESEARCH IPO IPO WWT.del_LOUT: Research RESEARCH IPO IPO WWT.del_LOUT: Research RESEARCH IPO IPO		5 MF	#11115C	20	Owcccccccc #2000052	1
HEY_REM_LOW() Oracleoning: Extension Bit (1982) FTO Dar((=0.1003)(=1.0)) Dar((8x88884	8	Ox00000014 EXFFFFFE	ewid = 120_000;
far(1=0.7ct0.7++) 0x00000021 1222754c 100 0c. [0: 4+1452] : [1+500 0c.		FT0	1x111124	0	Ox00000000C E28000000	NEY JEE LONG (
CHORDENER'S ANTIPOLO AND PO. [P. STARSA] [[BESSE] "OROBE		[1+524] +0+300 [1+528] +0+384	E: E: 計器	신문	Ow00000021 ESNPPSAC Ow00000024 ESNPPSAC	far()=0,3(10,3)++),1
2 336 = 03 Gautionic joint jack for the second state of the sec		[BaSDC] =0x29C [BaSED] =0x204	PC, PC, #+1452 PC, PC, #+1452	10R 10R	Ox00000021 X5NFP5AC Ox00000022 X5NFP5AC	250 = 03 formitels ichs inn) -
ind so= 1: 0x00000038 E55FF54C LDB PC. [PC. #-1452] [Bx5E4] =0x500		[8x5E4] =0x36C	PC. [PC. #41452]	108	0x00000011 155575AC	ind yow 1;
ACCELEDID : CONSIST AND A CONSIST AND A CONSIST AND A		: LEMESED] =000004	Po. 1Po. #914521	ALC IN THE REAL INC.	Cuccccccli LAFFFFF	12(1923_003(1)):
date decourse is capping a for the second se		: [BxSDC] =0x20C	DX11010C PC. [PC. #+1444]	1DR	Ox00000001C EAFFFFFE Ox000000041 ISSFF5A4	agee (10000 e (1000)
NTC_CR_3m(1) 0x00000044 ISNTP544 1DR PC [PC 4-1444] [[1577] +0x324		[R#SF0] =0x324	PC. [PC. #41444]	108	0x00000044 25555554	KEY_CLK_low() /
The party bigger and a separate the part of the part o		[Ba6P0] -0x2P4	PC: PC: 2+1444	1126	OWDEEEEC ESSPESAS	For (3=0) 3(0) 3(1)
Twe()=413(212)++ Ox00000054 ISSPEA4 LDR DC. PC. P14444 [TB600] =0x2C4		[Ba690] =0x2C4	PC. PC. P+1444 PC. PC. #+1444	1DR	Ox00000054 IS9FF544	Ter(3=0)3<1/3++
b outdings in the second secon			Rx100058	0	OxCORRECT EXPERTS	outd sow 11
Refet Conditional Exception Tax PC [PC 2+1406] (Refet) -0m2AC		[8=684] -0=240 [8=288] =0=254	FC. [FC. 3+1436]	108	Ownerstein a Transford	[foi+]
0x00000061 ISSUFFOC IDR PC. [PC. 441450 : [IMSDC] -0x270		Ex60C =0x27C	PC. PC. #+1426	IDR	Ox000000668 ISSFF59C	
Constant State 12 March 1		: [8x510] =0x264 : [8x514] =0x24C	PG. [PG. #41436] PG. [PG. #41436]	108 308	0x0000000%C 159559C 0x000000078 159559C	4
Bad Prod W Filey Concession 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1.00	[[##10] -0m204	PC. [PC. 3+1436]	108	Ow000000074 ESNPPENC Ow00000071 EXTERNES	East Fred # Files
CARGONIC TRIFFIC D FAILURE			ExtENT/C	0	Ox0000000C EXFFFFFE	
Concernent and the concernent and the concernent of the concernent		· [1=110] -0-210	Phy. 1241 #414001	1100	Deconcelled Extension	
Caddecone I SAPPARE LINE PC. [PC. P+1420] [Int 24		: [8x81C] =0x21C : [8x820] =0x204	E. [E. #+1423]	003	1*1111112 0FCFFCC	
		: [BxS1C] =0x21C : [BxS20] =0x204] [BxS20] =0x10C : [BxS20] =0x104	E: E: #1420 E: E: #1420 E: E: #1420	108 LDR	CMCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	
		: [BaSLC] =0x2LC : [BaS20] =0x204 : [BaS20] =0x1D4 : [BaS20] =0x1D4	K. K. #1439 R. H. #1439 R. H. #1439 R. H. #1439	IDR IDR	Cuccesses Estppist	
Ready		: [Re51C] =0x21C : [Re520] =0x204 : [Re520] =0x104 : [Re520] =0x104 : [Re520] =0x104	E. R. #1422	118	Cuccesses at special Cuccesses: IS SPECIA Cuccesses: IS SPECIA	



) else (Disassembly			
aldeey+ind:	Go ta	 Memory 	- 0	
+104+0 CPL0_KIT	OwDC001F10 RSWP0134 OwDC001F14 RSC01000	LDR STRB	R0, [PC, 2+000] R1, [R0, 2+0]	: [##C00204C] -##C22103
<pre>cpld_led_write = CR indete=(-cpld_rw_red if (sldwaycpld) {</pre>	OwDCHIEFIG ECOPOLIN OwDCHIEFIC ESODION OwDCHIEFIC ESODION OwDCHIEFIC ESIDION OwDCHIEFIC ESODIAN OwDCHIEFIC ESODIAN	LDR LDRD ASDG MOV ADD GTRN	R0, [PC, #+304] R1, [R0, #+0] R1, R1, #255 R0, #129 R0, R0, #108663396 R1, [R0, #+0]	; [8wC002050] -8wC33405
LT (Indata==clob LT (==clobay) GARAPO contribut	0x0CH11F30 E34030CH 0x0CH1F34 E2000486 0x0CH1F30 E1001086 0x0CH1F30 E1001086	NOV ADD LDRSI NVN	R0, #192 R0, R0, #100661296 R1, [R0, #+0] R1, R1	
indeter	OwnCINIF40 ESOFOLLE	LDR	R0, [PC, #+272]	: [BeC002050] -BeC22105
	0x9C111F40 E3520001 0x9C111F4C 0A000032	CMP DEQ	82. #0 ExC00201C	
oldkeyupidoo	0x0C001F50 E3A00000	807	R0, #0	
ectaret.dary eldetyrpld- fel e <u>Bule</u> [Find in Files]	0x9C003F54 ELA02001 0x9C003F56 E21220FF 0x9C003F56 E259F30F4 0x9C003F60 E25054080 0x9C003F66 E1520914 0x9C003F66 E1520914 0x9C003F66 E1520914	NOV ANDS LDR LDRB ANDS CMP ENE	E2. E1. E2. E2. #255 E3. [PC. #+244] E4. [F3. #+6] E4. [F3. #+6] E3. E4. E2. E4. E2. E4. E2. E4. E2. E4. E3. E3. E4. E4. E4. E5. E4. E5. E5. E5. E5. E5. E5. E5. E5. E5. E5	: [HwC002050] +HwC22102
	0x0C801F70 E59F28DC 0x0C801F74 E592308 0x0C801F78 E2453080 0x0C801F76 E5823080 0x0C801F76 E5823080 0x0C801F76 E5853088	LDR LDR STB STR CNP	E2. (PC. #+221) E3. (E2. #+0) E3. E3. #1 E3. (E2. #+0) E3. (E2. #+0) E3. 40	: [NwC002054] -NwC02056

8. Call Stack (Menu-View-Call Stack)

Main()

.

,

Disassembly

9. bw.c

buzz_on();

bw.c

Break Enable . Break가 Enable

25









12.

.

View

-

)

🔏 IAB Ember	dded Workbench IDE				
Ess Ess As	ew Project Gebug Disasse	ably grad Icels Madow	Beb		
	3. JA 46 65 17 17 1	1 V V	1 52 118 1-9 121 149 369		
S Coll Stor					
Mais []	·	(n			
(PC + 0xC0	[90000	Galle Decision	- Mutani		
		0 0	2 60 0b 00 eb fe ff ff c 2 80 0b 92 e5 fe 03 0b 0 00 0b fe 1 c0 00 00 c 0 00 0b fe 1 c0 00 c0 0 00 0c fe 1 c0 0b c0 0 0 0 c0 ff e1 c0 0b c0 0 0 0 c0 ff e1 c0 0b c0 0 0 c0 c0 ff e1 c0 0b c0 0 0 c0 c0 ff e1 c0 c0 c0 0 0 c0 c0 c0 c0 c0 c0 0 0 c0 c0 c0 c0 c0 c0 c0 c0 0 0 c0 c0 c0 c0 c0 c0 c0 c0 0 0 c0 c0 c0 c0 c0 c0 c0 0 0 c0 c0 c0 c0 c0 c0 c0 0 0 c0 c0 c0 c0 c0 c0 c0 c0 c0 0 0 c0 c0 c0 c0 c0 c0 c0 c0 c0 0 0 c0 c0 c0 c0 c0 c0 c0 c0 c0 c0 0 0 c0	ce f0 03 2d c9 " 6 f0 03 bd e8 " e3 00 f0 2f e1 10 00 00 00 00 00	
bw.c		0c001091 00 00 00 00 00	0 00 00 R0 = Ex000000	201 89	- 0x00010001
char init_ #ifdef I testi	key; sll0) cD_HIT cD1	0 0	R1 E M010000 R2 E M010000 Go to R3 E M00000 R4 E M00000 R4 E M00000 R40 E M00000 R4 E M000000 R40 E M000000 R4 E M000000 R40 R4000000 R4 R4000000 R40 R40000000 R4 R40000000 R40 R4000000000000000000000000000000000000	R10 006 R11 005 R12 001 R13 000 R14 000 R14 000 R15	9x092C9003 9x09100103 9x09100103 9x00100103 9x00100103 9x00102108 9x0C102108 9x0C102108 9x0C100107
Ceat1 Fendif	1011	0:000130 00 00 00 00 00	Hein: 89 - 5x000100	001 PC	 0x0CE02DA0
fori		0c000151 00 00 00 00 0c000161 00 00 00 00	GROCIUSTICS ENTRY IN	-	2
	ery = get_ch():	0c000170 00 00 00 00 0c000190 00 00 00 00	0x0CE02D54 EEFFF810	EL test	1
	exitch(key) { case 'a' : case 'l' :	0c001191 00 00 00 00 0c0011a1 00 00 00 00 0c0011b1 00 00 00 00 0c0011b1 00 00 00 00	0x0CH02D98 EBFFF145 0x0CH02D9C EAH00100	BL test D laCl	3 02 1% 4
	break: case 'b'rcose '2': busz_off() break: case 'c': case '3': Test_lic() break: case 'd': case '4':		0x0C102DA0 EPTFFEX 0x0C102DA4 EEFFFEX 0x0C102DA0 ELA0400 0x0C102DA0 ELA0400 0x0C102DA0 ELA0100 0x0C102DA0 E2100FF 0x0C102DB4 E29FFF64 0x0C102DB6 E2144FFF 0x0C102DB6 E2144FFF 0x0C102DB6 E2144FFF	BL 975 BOW 24. BOW 24. BOW 20. ANDS 20. BL Text ANDS 24. CEP 24.	ch R0 R0, #265 _SendByte R4, #255 R4, #255
[#o] # [nen cesc()		Contraction altereter	den 124	03740 ×
eedy .					
CPU				GO(3)
가)	PC	'2'	. –	가 .
·	,	CPU			
	-		,		
	S	IEP by STEP		•	
	(JTAG CABLE	SDRAM) (C-SPY
		74 0 9	v		
		1 0-3	I		CFU
			, CPL	J	SDRA
				С	가

Symbolic Debug

Break

,

2. SDRAM

.

5		가 'JTAG_DEBU	G MODE'		
C-SPY)	Normal		(5
,		JTAG_DEBUG MODE	가 가	SDRAM	
		Main			

.

.

 1. bw_main
 project-options-xlink
 debug

 info
 bw_board.d79
 .

 2. EWARM
 project-options-C-SPY
 Macraigor tab
 Suppress

 Download
 .
 .

.

3. BWBOARD JTAG Debugger , JTAG Debugger PC BW_BOARD . BWBOARD , . SDRAM 가

4. EWARM project-debug EWARM C-SPY Macraigor Driver download JTAG CABLE 가 SDRAM Write .(8~10kbyte/sec) 5. Download가 C-SPY가 .



6. bw.c (widow bwboard-bw_main) bw.c Main() break .(init_all() break

가 Х



 7.
 CPU RESET
 .

 8.
 CPU GO
 .

 CPU 0
 Main()
 init_all()



30

xcl

EWARM	xcl	binary image	9	
. CPU	() binary i	mage	
xcl	ASM/C	/		
		CPU	(/)	
가	,		. C	;PU
			, Reset Vector	
,				
	가			
		(/)		
		(ASM/C) /	
			.(
.)		/		
		, link	, link	xcl
		, al	•	()
	. x	binany imago	())
	, Seam			
Seam	Jent	ent		
Seame	nt	INTVEC	CODE NEARFUNC A	
Cogino		HUGE ID.HUGE C.HU	JGE LHUGE Z.HEAP.CSTAC	к
.(IAR E	EWARM)		
.(가	, ,		
	가 /			
	/			
(image)	CPU	PC register(Program Coun	ter)
			. READ WRITE	(
/Stack)		,		
READ		,		
	READ	D 가	, READ/WRITE 가	
,	READ	, READ/WRITE	가 .	



•



📑 bw.main.map	- 배모함						×
유영(E) 관광(E) 사	4000 1979025 5	(BB/BD)					
							-
	 SEGM 	ENTS IN ADDRESS D	FIDER -				
	•		•				
	********		**********				
SEGNENT	SPACE	START ADDRESS	END ADDRESS	5120	TYPE	AL 108	
INTREC		0000000 -	80.088847	48	0.00		
10006		02000200 -	80 08238	90	rel	2	
HEARFUNG_T		00000	C9C		dse		
HEARFUNG_A		002008200	80 0 80 9 3 0	0930	re1	2	
INETTAB		00008830 -	00000352	18	rel	2	
HUGE_10		00008854 -	8C08555C	89	re1	2	
HINE_C		02006950 -	BC085042	6163	r#1	2	
HUGE_1		00020000 -	80.028888	89	re1	5	
HEAP		01020	990		r#1	2	
HUGE_S		00020890 -	80221837	2005/00	rel	2	
	- DN	OF CROSS REFERE	HTE -				
		r ter unteren her unter					
35 20% byt	es of CODE in	enorg					
2 101 301 byte	rs of DATA ma	Antony .					
25 092 byt	es of CONST m	energ					
E							
Haraicari, cone							
warmings1 none							٣
6						3	

bw_main.bin map

1 BW_BOOT - bw_boot.bin Xlink () CODE: 0x0 DATA : 0x0df0.0000 _ CODE : 0x0000.0000 ~ 0x0000.07ff - Flash Memory AREA (BANK0) 0x800~0x87ff : Boot CPU **BW_MON** 0x0db0.0000 PC(Program Counter) 0x0db0.0000 2 BW_MON - bw_mon.bin Xlink () CODE : 0x0db0.0000 DATA: 0x0db1.0000 CODE : 0x0000.0800 ~ 0x0000.87ff - Flash Memory(BANK0) - BW_BOOT가 0x0db0.0000 : Main , Main flash 0x10004 0x0c00.0000 Main image 0x0c00.0000 PC(Program Counter) 3 BW_MAIN - bw_main.bin Xlink () CODE : 0x0c00.0000 DATA : 0x0c02.0000 CODE : 0x0001.0004 ~ - Flash Memory(BANK0) - BW_BOOT가 0x0c00.0000 : Main 가 .

4 BW_ROM - ROM.BIN - CODE RO DATA 7 . CODE : 0x0000.0000 ~ 0x0000.77ff DATA(RO): 0x0000.0000 ~ 0x0000.7800 - FLASH Write Image Data DATA (RW) :0x0df0.0000 ~

OPTION KIT

- 1. CPLD KIT
- Xilinx CPLD XC96144XLTQ100
- CPU Interface : Address 8bit/Data 16bit/ Control Line
- I/O Interface : IDE HDD (28I/O), 24 (19 I/O pin) IDE HDD 28I/O
- I/O LED/SW
- IDE HDD : ATA-3 PIO

2. MONO LCD KIT

- 320X240 STN Mono GRAPHIC Module
- 4bit Single Scan
- LOGIC : 5V
- LCD DRIVE : -22V (MAX748 DC/DC Converter)
- BACK LIGHT
- 16 Gray Scale Level, 4bit/pixel
- 440bx CPU가 Frame Rate Control Gray Scale
- Frame Per Second : 72.3Hz
- Pixell Clock : 1.41Mhz
- Pixell Memory : 3,686,400byte(320*8X240*12*4bit) 96 (8X12) 가
- Pixell Memory 0x0dc0.0000~

3. COLOR LCD KIT

- 640X480 STN COLOR GRAPHIC Module
- 8bit Single Scan
- LOGIC : 3V~5V
- LCD DRIVE : 0~2.5V (DC/DC Converter Module)
- CCFL BACK LIGHT
- 256 Color(Red 3bit, Green 3bit, Blue 2bit)

440bx CPU가 Frame Rate Control Color

- Frame Per Second : 72.5Hz

- Pixell Clock : 8.25Mhz

- Pixell Memory : 3,686,400byte(640*3X480*4*8bit) 12 (3X4) 가
- Pixell Memory 0x0dc0.0000~

OPTION

- 1. CPLD
- I/O (LED/SW
- IDE HDD Object
- CPLD Bit Stream Image
- 2. LCD Mono,Color
- 8X16 16X16 가
- Graphic Library

, BWBOARD

.

.

)

, ARM CPU

http://cgi.chol.com/~kohyc/armcpld/index.cgi/

Email <u>kohyc@chol.com</u>