

# BW BOARD

ARM7 CPU

(SAMSUNG S3C44B0X CPU BOARD)

V1.01

2003 11 13

## CPU BOARD

CPU	<p>SAMSUNG S3C44B0X                      16/32bit RISC architecture ARM7TDMI(up to 66Mhz)                      CPU</p> <ul style="list-style-type: none"> <li>- External memory controller.(SDRAM 가 )</li> <li>- LCD controller(up to 256 color DSTN, LCD DMA )</li> <li>- 2-ch general DMAs / 2-ch peripheral DMAs</li> <li>- 2-ch UART, 1-ch IIC, 1-ch IIS, 5-ch PWM timers &amp; 1-ch internal timer</li> <li>- Watch Dog Timer</li> <li>- 71 general purpose I/O ports / 8-ch external interrupt source</li> <li>- 8-ch 10-bit ADC.</li> <li>- RTC with calendar function.</li> <li>- On-chip clock generator with PLL.</li> <li>- Power control: Normal, Slow, Idle, and Stop mode</li> </ul>
Memory	<p>RAM – SDRAM 32Mbyte(256Mbit), 16bit data bus                      FLASH – 1Mbyte(8Mbit) 16bit data bus(4Mbyte 가 )*                      EEPROM – 2Kbyte(16kbit) Serial ROM(IIC )</p>
I/O	<ul style="list-style-type: none"> <li>- CPU pin out to header connector</li> <li>- 8 switch input/8 LED out</li> <li>- Buzzer</li> </ul>
	<ul style="list-style-type: none"> <li>- RS232C 1 port</li> <li>- RTC Battery</li> </ul> <p style="text-align: center;">114mmX114mm</p>
CPU Board OPTION**	<p>CPLD KIT</p> <ul style="list-style-type: none"> <li>- XILINX 95144XL</li> <li>- IDE HARD DISK READ/WRITE가</li> </ul>

\* Flash(29LV800) 2Mbyte or 4Mbyte Chip 가

\*\* CPLD KIT 가 Board CPLD .  
 CPLD

### 1. MONO LCD KIT

- 320X240 MONO LCD Module LCD Interface
- 16 Gray Scale
- BACK LIGHT
- (8X16), (16X16)

### 2. COLOR LCD KIT( )

- 640X480 STN COLOR Module LCD Interface
- 256 Color
- BACK LIGHT
- (8X16), (16X16)

1.

CPU BOARD  
ROM BOARD  
RS232C Cross Cable

JTAG DEBUGGER  
25Pin  
SOFTWARE CD

2. CPLD KIT

CPLD(95144XL) CPLD CPU BOARD  
JTAG CABLE  
SW&LED Board

3. MONO LCD KIT

320X240 Mono LCD Module  
LCD Interface  
LCD

4. COLOR LCD KIT

640X480 COLOR LCD Module  
LCD Interface  
LCD

# BW BOARD

BW BOARD(S3C44B0X) ARM7TDMI CPU ARM CPU  
 가 CPU  
 S3C44B0x CPU ARM7TDMI Core CPU PDA  
 CPU PDA ARM9 Xscale CPU가  
 S3C44B0X 가 PDA  
 PDA가, Embedded System CPU  
 BWBOARD OS Firmware Level 32Bit RISC  
 CHIP 가  
 CD  
 Image /Flash Write 가 가  
 JTAG Debugger Flash  
 Flash  
 BWBOARD CPLD CPLD , CPLD  
 가 , CPLD KIT 'Xilinx CPLD ISP CABLE'  
 CPLD I/O LED&SW  
 . CPLD KIT ARM7TDMI IDE HDD(ATA3 )  
 .(LBA READ/WRITE가 가 28bit LBA File System  
 .)

Email

# BW BOARD

- 1 Windows 98/ME/NT/2000/XP PC
- 2 Xilinx WebPACK – CPKD\_KIT  
- Xilinx


## 1. – SDT/ADS or IAR EWARM

- CD IAR EWARM 3.40 ADS 1.2  
가 .
- ADS 1.2 ARM CD 30  
CD
- IAR EWARM 3.40 IAR
- ARM : <http://www.arm.com/>
- IAR : <http://www.iar.com/>
- ( ) : <http://www.microvision.co.kr/>
- IAR EWARM 3.40

## 2. JTAG Debugger

- Multi ICE, JEENI, MAGIC, Trace32 JTAG 가 ARM  
/
- JTAG DEBUGGER IAR EWARM C-SPY  
wiggler JTAG DEBUGGER DEBUGGER  
가 JTAG  
C-SPY

## BOARD LAY OUT



J1, J2 – CPU Pin

J10, J11 – CPU JTAG PIN Connector

J4 – CPLD JTAG PIN Connector

J5 – CPLD LED&SW Board Connector

J8 – IDE HDD Connector

J4,J5,J8 CPLD Kit

CD

BW\_BOARD

1 ROM Board

FLASH

ROM

FLASH WRITE

- OFF ( OFF )

- J1 79,80

- 79,80pin CPU 79,80pin

( )

-

- PC

115200bps, 8bit, NoParity, No Flow Control

- ON

-

- OFF

-

79,80PIN



2 JTAG Debugger


IAR EWARM C-SPY C/ASM

Macraigor wiggler .(100% , BWBOARD C-  
SPY .)

- JTAG Debugger 25Pin PC

( PC BWBOARD . PC BWBOARD가


- .)
- 6 J10 1 6  
(JTAG Debugger 6 , J10 8 . J10 7,8  
6 가 , )
  - IAR EWARM C-SPY - 'JTAG DEBUGGER'
  - IAR EWARM C-SPY가  
, C-SPY가 IAR EWARM 가



JTAG Debugger

3 Xilinx JTAG Cable(CPLD KIT )  
 CPLD Configuration Data Write . xilinx cable Insight  
 IJC2 cable 100% . Xscale JFLASH  
 BWBOARD xilinx webpack IMPACT CPLD(95144xl)  
 Write . ( PC BWBOARD . PC  
 BWBOARD가 .)

- Xilinx JTAG Cable 25Pin PC .  
( PC가 . PC가 .)
- 6 J4 1 6 .  
(6 가 )
- IMPACT




Xilinx JTAG Cable

4. LED&SW Board(CPLD KIT )

CPLD Input/OUTPUT line

J5 1,2 LES&SW 1,2 LED

( .)



5. IDE HARD DISK CABLE( BWBOARD )

J8 40Pin IDE CABLE

CPU

HDD 40Pin Cable GND , VCC HDD  
CPUBOARD . BWBOARD  
BWBOARD  
BWBOARD  
CABLE  
BW\_BOARD가 . BW CPLD  
LED, Board LED  
OFF .

PC , cable  
115200bps, 8bit, no parity, ' , '

PC BW\_BOARD windows NT,2000,XP  
dnw . dnw CD  
. Windows 98,me  
wkcom2 dos command BW\_BOARD  
BW-BOARD Cable  
가 . 가

BOARD FLASH 2가 .  
2가 MONITOR MAIN , FLASH  
DATA write , MAIN 가


MONITOR BOOT  
CPU , Main

FLASH MAIN FLASH BOOT MAIN  
FLASH MAIN BOOT MONITOR  
FLASH MAIN **Monitor** **SW1**

FLASH (Boot ,  
C / ) 가 Write

FLASH WRITE . WRITE  
Write가 ,  
79,80 . 가 , 가

FLASH Write , Flash Main .



가

가

0 Main

1 2 flash write

1 flash main write , 2 binary

image write

Main Image flash 0x10000 4byte Main 가 ,

Main Image가 2byte가 가 check sum

1 2 가 PC

NT/2000/XP dnw Serial Port-Transmit

binary image image가

flash write

1 0x10000 '4byte + bin

image+2byte check sum' write

2 image가 write flash  
Address Address image  
Address write . Write block address 0 password  
password '1000'  
0 image가 binary image가 write  
image write  
0 ( ) 0x10000 (Main )가  
가 - ,bitmap,  
3 ADDRESS  
4 0x10000 Main check  
image date checksum  
Main bin image가 1 'code to flash'  
image가 가 image  
가 image  
가 Main image 1 0 RESET,  
Boot Boot main  
main Error Message  
sw1 가  
Main image  
5 Debug Mode/Normal Mode . IAR EWARM C-SPY Main  
C-Source Line Debugging Debug Mode  
6 CPU (RTC)  
가  
CPU Write  
Program Check Normal/Debug  
가

```

BWBOARD                                     3
  BW-ROM

  MAIN
    CD Source

    2 (Binary Image)
    Bw_boot Bw_mon 2 2 binary
    image flash 0
    Bw_boot CPU가 RESET 0
    CPU Boot , bw_mon image
    bw_mon WATCH DOG Disable, Clock
      (20->66Mhz), Memory Control Set, , IRQ Table
    Bw_mon Flash flash
      write RAM Flash
      write가 가
    Bw_mon bw_boot call , Main
      , Main flash
    0x10000 Main Image RAM 가 (0x0c00.0000)
    Main
      image flash
    0x0 ~ 0x7ff : bw_boot.bin (size 2Kbyte)
    0x800~0x87ff : bw_mon.bin(size 32Kbyte)
      image bw_mon exe batch
      (*.bat, *.dbg )
    Bw_boot.bin bw_mon.bin bwflash.bin 2
    'data to flash' ROM flash 0 write
  ,

```



```

BW          CD      ADS1.2  EWARM3.40          가
          . ADS    EWARM      가      PC
ADS  EWARM  C      100%      .(
          100%      .      C
          . BW_BOARD      C
          100%      .)
      ASM
BW_BOARD      ASM      _ads.s  _ewarm.s
      가      'bw_mon_init_ads.s'  'bw_mon_init.ewarm.s'

```

**ADS 1.2**

```

ADS 1.2          *.mcp
CD          ADS1.2
*.mcp  open      가
ADS1.2          {project_file}_Data      *.bin

ADS          bw_boot.mcp, bw_mon.mcp, bw_rom.mcp, bw_main.mcp
4가 가

          binary          BWboard  Write

Bw_main.bin          1          flash  0x10000
write      가      Main
Bw_boot.bin  Bw_mon.bin          bwflash.bin
2          flash  0x0      write      가
image          bw_boot.bin  bw_mon.bin
          bw_mon.bin          mk.bat

bw_flash.bin
Bw_rom.bin  bwflash.bin          ROM.BIN          ROM.BIN
          27C512  Write
          bwflash.bin  flash  0      write
Bw_rom.bin  bwflash.bin          bwflash.bin  bw_rom.bin
          mk.bat          ROM.BIN

```

IAR EWARM 3.40


EWARM3.40 \*.eww .  
CD IAR EWARM 3.40  
bwboard.eww open 가 .  
Bwboard.eww 4 -bw\_boot,bw\_mon,bw\_rom,bw\_main  
. .  
. xlink . EWARM  
, BW\_BOARD bin image  
'Intel-extended' \*.a79 HEXBIN  
bin . Image ADS1.2  
write .  
EWARM BWBOARD JTAG DEBUGGER .  
JTAG DEBUGGER EWARM C-SPY 가  
. C-SPY JTAG DEBUGGER ARM CPU 가  
C/ASM , , ,  
/ 'JTAG DEBUGGER'  
bw\_boot, bw\_mon, bw\_rom . CPU  
flash write 가  
가  
가 bw\_main .  
Bw\_main /KEY/LED/RTC/Serial  
EEPROM .  
CPLD\_KIT CPLD - IDE HDD Read/Write, CPLD  
SW&LED .  
LCD\_KIT Mono LCD Color LCD KIT /  
library가 .(Color LCD KIT .)  
IIS\_KIT UDA1341 Audio Codec /

# IAR EWARM

IAR EWARM 3.40 bw\_board(main program)  
image

EWARM IAR Embedded Workbench IDE

- File-New-Workspace
- New Workspace ( ) 'bwboard'  
(workspace name) create
- -Project- Create New Project ( )  
bw\_main bw\_main  
'bw\_main' (project name) create
- File-save all /
- CD bw\_main  
src inc bw\_main
- EWARM IDE project-Add files SRC SRC  
bw\_init\_ewarm.s, \*.c, my\_ide.r79 ADD.(iic\_int.c ADD .)
- CPLD kit IDE HDD my\_ide.r79 Add  
CPLD kit가 IDE HDD my\_ide.r79 가



```

- Project-Options
  (
    bw_main-Debug
  .)
- Options General category
target Process Variant ARM7TDMI
Generate interwork code
Code model-Large, Endian-little, Process mode-ARM, Stack Align-8byte

ICCARM AARM options
      list list

XLINK category
- Output tab Format other intel-extended
- List tab Generate linker listing map
- Include tab Ignore CSTARTUP in Library
XCL file name Override Default
              (CD 가 ) bw_main 'bw_main_lnk.xcl'
              '...'
( '...' GUI xcl
  xcl EWARM3.40
      GUI xcl
      xcl xcl
      'xcl' XCL
      ARM CPU
  .)

```

```

C-SPY category
Setup tab Driver Macraigor , Runto
Macraigor tab OCD Interface device wiggler

```

OK

File-SaveAll

```

Project-Make
Message Error/Warning 가 .
Error가 Debug Exe 'bw_board.a79'

Bw_board.a79 ASCII .
hex2bin bin .
bin .

C: \ ~ ~ ~ \ debug \ exe>hexbin bw_board.a79 bw_board.bin i

bw_board.bin binary image .
image 1 code to flash flash write .

RESET bw_board가 .

)
Project Inc option.h

CPLD LCD , (//)
define

//#define CPLD_KIT // if you have CPLD_KIT, uncomment this line
//#define LCD_KIT // if you have LCD_KIT, uncomment this line
//#define IIS_KIT // if you have IIS_KIT, uncomment this line

Mono LCD LCD_MONO가 (//)

#ifdef LCD_KIT
//#define LCD_MONO
#endif
LCD_MONO가 (define ) COLOR LCD

IDE_HDD ACCESS IDE_HDD가 (//)

```

```
#ifdef CPLD_KIT
    //#define IDE_HDD
#endif
```

LCD Kit(Mono or Color) 가

```
LCD_KIT define
```

```
binary size
```

CPLD Kit 가

```
CPLD_KIT define
```

```
가 ,
```

**JTAG DEBUGGER**

IAR EWARM		C-SPY	BWBOARD
JTAG DEBUGGER		CPU	
. J			
TAG DEBUGGER	Macraigor	wiggler	JTAG Cable
C-SPY	wiggler		

- ( 1) IAR EWARM C-SPY가 Full LE , LE C-SPY 가 Full )
- ( 2) BWBOARD JTAG DEBUGGER Wiggler nTRST line nTRST line

- JTAG

JTAG DEBUGGER		JTAG LINE(TDI/TMS/TCK/TDO)
	(C-SPY)가	
Win XP/2000/NT	OS	( )
	wiggler	Macraigor
low_level	PC	ocp_dbgr.exe
		Macraigor
	( <a href="http://www.ocdemon.net/">http://www.ocdemon.net/</a> )	Free software
		OCD Commander windows
	IAR EWARM CD	
Windows 98/Me		
ocp_dbgr		low_level

## JTAG DEBUGGER

BWBOARD JTAG DEBUGGER

가

### Symbol

Symbol MAIN IMAGE DNW, ,  
FLASH

### JTAG DEBUGGER

, (.bin ) /HEXBIN  
Debug Image(.d79 Symbol )

C-SPY C-SPY .(C-  
SPY SDRAM IMAGE가 JTAG DEBUGGER  
Write Image가 , Flash Image  
가 .)

### SDRAM

#### JTAG DEBUGGER

SDRAM Write  
Flash Main (0x10004

) SDRAM

JTAG CABLE Image SDRAM Write C-SPY CPU  
RESET GO 0x0 boot

Flash Main Image

SDRAM

Main

가

5

### JTAG\_DEBUG MODE

JTAG\_DEBUG MODE flash Main SDRAM

C-SPY C-SPY가 JTAG DEBUGGER

SDRAM Write Image가 C-SPY

가 JTAG\_DEBUG MODE CPU

SDRAM

SDRAM

Main

가 JTAG\_DEBUG MODE

가 NORMAL MODE C-SPY , C-SPY가 Image SDRAM

Write C-SPY RESET , GO , Flash

Main Image SDRAM C-SPY가 Image


C-SPY

가


가

# 1. Symbol


1. BW\_Main(Main Image) `bw_board.a79(hex)` ,  
`hex2bin bw_board.bin dnw code download` .
2. EWARM `project-options-xlink` `debug info`  
`bw_board.d79` `.(bw_board.bin bw_board.d79`  
`가 가 )`
3. EWARM `project-options-C-SPY` `Macraigor tab Suppress`  
`Download`  
`( C-SPY image SDRAM , CPU`  
`Register 가 CPU가`  
`CPU Program Counter Register ,`  
`C-SPY Debug Table Symbol`  
`C-Source Line .)`
4. BWBOARD `JTAG Debugger` , `JTAG Debugger PC`  
`BW_BOARD` `BWBOARD` ,
5. EWARM `project-debug` `EWARM C-SPY`  
`Macraigor Driver download 가 C-SPY`




6. CPU  
(RESET Disassembly 0x0 0x0 .)
7. CPU GO , LED가
8. ICON CPU  
가 dsassembly C C  
( 44bilib.c Uart\_SendByte )



8. Call Stack (Menu-View-Call Stack) Main()  
Disassembly bw.c
9. bw.c buzz\_on();  
Break Enable Break가 Enable




10. CPU GO .  
 CPU LED .  
 11. PC '1' . IAR EWAR buzz\_no()  
 가 CPU .



12.

- View . ( )



13. CPU

GO( 3 )

( 가 )

PC

'2'

. - 가

CPU

STEP by STEP

(JTAG CABLE SDRAM

) C-SPY

가 C-SPY

CPU

, CPU

SDRAM

C

가

Symbolic Debug

Break

2. SDRAM

5 가 'JTAG\_DEBUG MODE'

C-SPY ( 5

) Normal

JTAG\_DEBUG MODE 가  
가 , SDRAM

Main


1. bw\_main project-options-xlink debug  
info bw\_board.d79

2. EWARM project-options-C-SPY Macraigor tab Suppress  
Download


3. BWBOARD JTAG Debugger , JTAG Debugger PC  
BW\_BOARD BWBOARD ,  
SDRAM 가

4. EWARM project-debug EWARM C-SPY  
Macraigor Driver download JTAG CABLE 가  
SDRAM Write .( 8~10kbyte/sec )


5. Download가 C-SPY가



6. bw.c ( widow bwboard-bw\_main  
 bw.c ) Main() break  
 .(init\_all() break  
 X 가 .)



- 7. CPU RESET
- 8. CPU GO
- CPU 0 Main() init\_all()



- 9. CPU
- 10. CPU GO ( )
- ( LED )
- 11. Symbol 8

( )

- 1. Normal Mode

- 2. Image(\*.a79,\*d79,\* .bin)

Image가

FLASH/SDRAM

Image

Symbol

Image가

Image,

SDRAM

image,

Symbol image가

가

가

# xcl

EWARM xcl binary image  
 . CPU ( ) binary image  
 xcl ASM/C /  
 .  
 CPU ( / )  
 가 , CPU  
 , Reset Vector  
 ,  
 가 .  
 ( / )  
 .  
 (ASM/C ) /  
 .(  
 .) /  
 , link , link xcl  
 .  
 xcl ( ) ( )  
 , binary image .  
 IAR EWARM Segment .  
 Segment .  
 Segment INTVEC, ICODE, NEARFUNC\_A  
 HUGE\_ID,HUGE\_C,HUGE\_I,HUGE\_Z,HEAP,CSTACK  
 .( IAR EWARM )  
 가 .  
 가 / .  
 / .  
 ( image) CPU PC register(Program Counter)  
 .  
 . READ WRITE ( /Stack)  
 ,  
 READ ,  
 , READ READ 가 , READ/WRITE 가  
 , READ , READ/WRITE 가 .



1 BW\_BOOT – bw\_boot.bin

Xlink ( )

CODE : 0x0

DATA : 0x0df0.0000

-

CODE : 0x0000.0000 ~ 0x0000.07ff - Flash Memory AREA (BANK0)

: Boot CPU 0x800~0x87ff BW\_MON

0x0db0.0000 PC(Program Counter) 0x0db0.0000

2 BW\_MON – bw\_mon.bin

Xlink ( )

CODE : 0x0db0.0000

DATA : 0x0db1.0000

CODE : 0x0000.0800 ~ 0x0000.87ff

- Flash Memory(BANK0)

- BW\_BOOT가 0x0db0.0000

:

Main , Main flash  
0x10004 Main image 0x0c00.0000  
PC(Program Counter) 0x0c00.0000

3 BW\_MAIN – bw\_main.bin

Xlink ( )

CODE : 0x0c00.0000

DATA : 0x0c02.0000

CODE : 0x0001.0004 ~

- Flash Memory(BANK0)

- BW\_BOOT가 0x0c00.0000

: Main 가

4 BW\_ROM – ROM.BIN – CODE RO DATA 가 .  
 CODE : 0x0000.0000~0x0000.77ff  
 DATA(RO): 0x0000.0000~0x0000.7800 – FLASH Write Image Data  
 DATA (RW) :0x0df0.0000 ~

## OPTION KIT

### 1. CPLD KIT

- Xilinx CPLD XC96144XLTQ100
- CPU Interface : Address 8bit/Data 16bit/ Control Line
- I/O Interface : IDE HDD (28I/O), 24 (19 I/O pin)  
 IDE HDD 28I/O
- I/O LED/SW
- IDE HDD : ATA-3 PIO

### 2. MONO LCD KIT

- 320X240 STN Mono GRAPHIC Module
- 4bit Single Scan
- LOGIC : 5V
- LCD DRIVE : -22V (MAX748 DC/DC Converter)
- **BACK LIGHT**
- 16 Gray Scale Level, 4bit/pixel  
 440bx CPU가 Frame Rate Control Gray Scale
- Frame Per Second : 72.3Hz
- Pixel Clock : 1.41Mhz
- Pixel Memory : 3,686,400byte(320\*8X240\*12\*4bit) – 96 (8X12) 가 .
- Pixel Memory 0x0dc0.0000~

### 3. COLOR LCD KIT

- 640X480 STN COLOR GRAPHIC Module
- 8bit Single Scan
- LOGIC : 3V~5V
- LCD DRIVE : 0~2.5V (DC/DC Converter Module)
- CCFL BACK LIGHT
- 256 Color(Red 3bit, Green 3bit, Blue 2bit)

- 440bx CPU가                      Frame Rate Control                      Color
- Frame Per Second :    72.5Hz
- Pixell Clock : 8.25Mhz
- Pixell Memory : 3,686,400byte(640\*3X480\*4\*8bit) – 12 (3X4) 가
- Pixell Memory            0x0dc0.0000~

OPTION

1. CPLD

- I/O                              (LED/SW                      )
- IDE HDD                      Object
- CPLD Bit Stream Image

2. LCD                              – Mono,Color

- 8X16                              16X16                      가
- Graphic Library

, BWBOARD                      , ARM CPU

<http://cgi.chol.com/~kohyc/armcpld/index.cgi/>

Email [kohyc@chol.com](mailto:kohyc@chol.com)